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ABSTRACT
A reference library of PMOS structures was created
on the Calma. CAD system. The library contains NAND,
NOR, Inverter, ali~rzment marks, and contact pads.
The
ref errence library may be accessed by the users of the
system to assist them with their design projects.
The
cells have been previously studied and fabricated at
RIT’s department of microelectronic engineering El].
INTRODUCTION
A Calma GOS II system is an interactive graphics design
system developed specifically to handle input, manipulations
checking, and output of very large scale integrated masks. The
system uses a 32-hit minicomputer by Data General, called
Eclipse, as its basis of operation.
The computer features
memory mapping and floating point unit, giving fast response
and high system throughput in computational applications.
The
system also features a 300-megabyte disk storage module for the
drawings [2]. These and sonic other features of the system,
such as the on-screen menus, make Calma an ideal tool for the
design layouts of chips and complicated circuits of 300 or more
components.
The software package currently used for creating layouts
is called Integrated Circuit Editor (ICE.) Ice resides on RIT’s
VAX system and is accessed through graphics terminals on a time
sharing basis.
It is a relatively easy tool to learn.
Students who are first introduced to circuit design and layout,
mi~ht
find
ICE an ideal
layout tool. The Microelectronics
department plans on continuing the use of ICE as the layout
tool for cases where large number of users are involved and
cases where the project size is small.
However, for cases
where designs are more complicated and the number of components
is larae, the use of ICE becomes impractical. For such cases,
Calma GDS II provides a faster and easier design technique.
A reference library of structures can provide the users cf
the system with standard cells that they are able to use in
their desians. By choosina to do so, the desianer will he
saving

himself

time

in

wDrking

toward

his complex design,

without having to start from scratch.
One well established technology is 10 micron PMOS using
projection
alignment
and
silver halide masks.
In the
microelectronics industry, NMOS technology is common because
the greater mobility of electrons permits smaller channels and
higher frequency response. However, FMOS rather than N1IOS, is
used at RIT because of the undesired contribution of the non
ideal factors involved in processing of our circuits.
This
causes
a neaative shift in the threshold voltage of a
transistor.
In the case of an enhancement mode NMOS, the shift
causes the threshold voltage of the transistor to be negative.
This is similar to depletion mode NMOS with Vt<0, where a
negative voltage is needed in order to turn off the device.
Therefore, the NMOS transistors fabricated at RIT are already
on at zero applied potential.
The fact that an ideal PMOS
transistor has a negative threshold
voltage
makes
the
contribution of the negative shift less significant (the
polarity does not change.) [3,4)
A PMOS reference library on the Calma system was created
in order to initiate the use of Ca].ina as a layout tool. The
reference library contains the simple
logic
gates--i.e.
Inverter, NOR arid. NAND gates-—necessary for the creation of
PMOS digital circuits.
Other logic gates and devices can be
created by combining these units in specific arrangements. For
instance, an AND aate is created by connecting an inverter to
the output of a NAND gate. Similar approach is taken in the
creation o~ logic gates such as NORs and ORs.
Multiplexors.
decoders, and counters,
iust to name a few, can be created
through metali~ation patterning of arrays c’f logic gates.
Also included in the reference library are contact pads
and alignment marks.
Alignment marks ensure the correct
alianment of production masks.
Contact pads provide for easy
access of ports for testing purposes.
E’CPER I MENT
The GDS II
“self-study course”
information necessary for learning
Seven tapes arid the manual for the
commands
project.

and

the

system

by Calma £5] provided
to operate the system.
GDS II introduced the
functions that were needed for this

The PMOS cells created for

the

Calina

reference

library

have been previciusly
simulated and characterized by Robert
Pearson £1].
The width-to-leriath ratios
of
each transistor
involved
in the dezi~ns of the gates rreviouslv mentioned are
discussed by Mr.
Pearson, and their siar~ificance in the
rise
arid fall time of the sicnals are mentioned.

In all designs, the minimal 10-micron design rules were
observed [6].
In addition, the size of the logic gates were
kept about the same for all of them so that they can be easily
placed in the designers’ arrangements.
Power and ground
terminals are made available at the top and bottom of the
cells, and the input and output terminals are provided at the
sides of the cells.
RESULTS / DISCUSSION
The collection of structures in the PMOS reference library
consists of a saturated enhancement mode load inverter. Nor and
Nand gates, alignment marks for all four layers--diffusiOn.
thin oxide, contact cuts, metal,——and two versions of contact
pads for chips of 1900 x 1900 utn2 size.
The schematic and
layouts of these structures are shown on the following page.
A designer may use the contents of the library by
attaching the reference library to his personal library. To do
so, he would issue the following commands
OPENREF1 <CR>

computer will respond
the user responds

Rt~XENCE LIBRARY 1 NA!~:
PMOSLIB (CR>

Once the reference library is attached,the designer may use the
contents or the library from his own personal directory without
having to permanently store its contents.
Upon completion of work, the designer may detach the
reference library from his personal library by entering the
command OPENREF]. one more time with no name attached and
hitting the carriage return.
In order to keep consistant with the designs of the PMOS
library, the designer should assign the following layers to the
four corresponding PMOS layers:
Diffusion:
Thin Oxide:
Contact cuts:
Metal:

Layer
Layer
Layer
Layer

#1
#2
*3
*4

The user must be aware that unless specified by

him,
the
“0~’ to the layer number.
Colors and shading! may be assigned to each layer according to
t~e designer’s preferences.
These, unlike the layer number
identificat~On5, are not permeriant and may be
chanaed at any
systet~

will

automatically

assign

time
without
effecting
the
cotnpatabilitY
of
lihrarieS~the personal and the reference libraries.
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The user of the reference library also has the flexibility
of modifying the overall size of a structure to fit his needs.
Calina allows for the magnification of the structures without
changing the proportions of the individual elements with
respect to one another. For more information on this topic,
the reder may refer to the revised version of the user manual
by J. F. Wenzel £7].
CONCLUS I ONS
The creation of the PMOS reference library on the Calma
system gives the department of microelectronic engineering a
starting point for using Calina as alaycut tool.
The elements
beli~ved to be most essential for a library of this type were
created. However, this does not mean that the collection is
complete.
Future desigfl work can be performed to increase the
contents of this library to include more complex structures.
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